APPLICATION DATA SHEET

APPLICATION INFORMATION

Application Type::

Subject Matter::

Title::

Regular Utility

Variable Stage Ratio Buffer

Insertion For Noise Optimization

In A Logic Network

07716P001

Attorney Docket Number::

Request for Early Publication?:: Request for Non-Publication?::

Total Drawing Sheets:: Small Entity?::

Petition included?::

Licensed US Govt. Agency:: Contract or Grant Numbers:: Secrecy Order in Parent Appl.?:: 4 No

No

No

No

No No

No

APPLICANT INFORMATION

Applicant Authority Type::

Primary Citizenship Country::

Status::

Given Name::

Middle Name:: Family Name::

City of Residence::

State or Province of Residence::

Country of Residence::

Street of mailing address:: City of mailing address::

State or Province of mailing address::

Country of mailing address::

Postal or Zip Code of mailing address::

Inventor

US

Full Capacity

Kenneth Hing Key

Tseng Cupertino

CA US

7632 Erin Way

Cupertino

CA US

95014

CORRESPONDENCE INFORMATION

Correspondence Customer Number::

Name::

27660

Bradley J. Bereznak

Burgess & Bereznak LLP

800 El Camino Real

Suite 180

City of mailing address::

State or Province of mailing address::

Country of mailing address::

Street of mailing address::

Mountain View CA

USA

07716.P001

Page 1

Initial

The state of the s

Postal or Zip Code of mailing address::

94040

Phone number::

(650) 903-2264

Fax Number::

(650) 903-2280

E-Mail address::

bbereznak@bbpatent.com

REPRESENTATIVE INFORMATION

Representative Customer	27660	
Number::		

ASSIGNEE INFORMATION

Assignee name::

Cadence Design Systems, Inc.

Street of mailing address::

2665 Seely Avenue

City of mailing address::

San Jose

State or Province of mailing address::

CA

Country of mailing address::

USA

Postal or Zip Code of mailing address::

95134